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This paper discusses the current status and the challenges associated with the fabrication of carbon nano-
tube (CNT) interconnects. This application needs innovative technological solutions for realizing high
quality CNT growth at low growth temperatures. In addition, the CNT integration process should be
CMOS compatible while at the same time it should preserve the quality of the CNT. We show that the
CNT length at low growth temperatures is limited as a result of growth termination. Moreover, the carbon
forest population below 500 C contains predominately multi-walled CNT (MWCNT). We show that gen-
erating Ni catalyst particles from a thin film only reaches densities of 1012 cm2 on TiN. Under the
assumption that each particle yields a CNT, the resulting CNT density is still at least one order of magni-
tude too low to compete with Cu vias in local interconnects. For DRAM and Flash contacts, one MWCNT
per contact hole is sufficient to satisfy the contact resistance requirement set by the ITRS roadmap. In
order to protect the CNTs during the integration process, we evaluated different oxide encapsulations
of the CNT and its impact on the electrical performance for 150 nm CNT contacts metallized with Cu sin-
gle damascene top contact. The yield plots show an improved yield and contact resistance when using an
additional Al2O3 layer to encapsulate the CNT. The comparison of our electrical results with theory indi-
cates there is still room for improvement in CNT quality and contact resistance.
 2013 Published by Elsevier B.V.1. Introduction
The ongoing downscaling of the dimensions of the integrated
circuit (IC) building blocks forces the semiconductor industry to
search for new material combinations and innovative technologi-
cal solutions in order to satisfy the requirements set for future gen-
erations. The fabrication of interconnects is no exception to this
trend. The current technologies used to metallize interconnect con-
tacts are facing their limits as the dimensions of the contacts be-
come increasingly smaller. One alternative technology that could
meet the requirements set by the ITRS roadmap [1], is a carbon
nanotube (CNT) based interconnect.
CNT have unique electrical, thermal, and mechanical properties
that make them ideal candidates for future interconnect material
[2–4]. A CNT interconnect can consist of a bundle of single-walled
or multi-walled CNT. From theoretical calculations, it follows that
depending on the interconnect length the electrical resistance of a
CNT bundle can compete with Cu for CNT shell densities between1013–1014 shells/cm2 [5]. Also the current carrying capacity of
CNTs is order of magnitudes higher compared to Cu, providing a
better resistance towards electromigration [2]. From a technologi-
cal perspective, CNTs offer an additional advantage as the growth
process is truly bottom-up. Therefore no void issues are expected
in the fill of the contact hole. However, before CNTs can be used
as an interconnect material, a CMOS-compatible process yielding
high quality CNTs on metallic substrates has to be demonstrated.
CNT interconnects face several challenges for which innovative
technological solutions are needed before this technology can be
applied in microelectronics. This paper discusses the growth and
integration challenges for CNTs for future generation intercon-
nects. The main challenges are: (1) high quality CNT growth at
CMOS compatible growth temperatures, (2) high CNT shell density
on metallic substrates, and (3) non-destructive integration of CNTs
in contacts using processes commonly used in a CMOS fab. We will
discuss each of these technological challenges in more detail and
place them in a realistic perspective.
2. Experimental
The blanket CNT growth studies were carried out using a 70 nm
TiN on 200 mm Si wafers. The catalyst film (Ni or Co), was sput-
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film thickness was measured with Rutherford backscattering spec-
troscopy (RBS). CNTs were grown with remote-plasma (micro-
wave) enhanced CVD using a two-step recipe. First, the film was
transformed into particles using a 200/1000 sccm H2/Ar plasma
at 470 C (1 kW, 3 Torr). In the second step, a carbon precursor
gas was added (12 sccm C2H2 or C2H4) to the gas flow. The growth
and integration of CNT in 150 nm holes was done using the same
procedure as described in [6].3. Results and discussion
One of the main challenges for CNT interconnect technology is
the fabrication of high quality CNT at a low process temperature
(<400 C). Typically, when lowering the growth temperature, the
CNT growth rate decreases. Fig. 1a shows the length of the CNT for-
est grown at 470 C as a function of time for both Ni and Co cata-
lysts. Although the Ni and Co nanoparticles have the same size and
density, the CNT growth is different for both cases. For Ni catalyzed
CNT growth, the CNTs grow faster compared to Co in the initial
stage of growth. In contrast, termination of CNT growth occurs ear-
lier for Ni, resulting in longer CNT for Co at extended growth times.
Fig. 1b shows the CNT length after 30 min of growth (at or close to
termination) as a function of temperature. Lowering the substrate
temperature decreases the CNT length. Interestingly, there is a
cross-over in CNT length between Ni and Co at 460 C, as the de-
crease in CNT length with temperature is steeper for Co than for
Ni. The decrease in CNT length is mainly due to a faster termination
process rather than a decrease in growth kinetics as the initial
growth rate doesn’t change significantly in the inspected regime.
This is in agreement with the low activation energies reported
for plasma enhanced CNT growth in literature [7]. The early termi-
nation of CNT growth at lower temperatures imposes a limit to the
length of a CNT bundle. This has an impact for CNT interconnect
applications that require long CNTs, such as Through-Silicon-via
(TSV) technology [8]. Here, long CNTs (50 lm) grown at low tem-
peratures are needed. Therefore, preventing the termination of
growth at lower temperatures remains a challenge for TSV.
The quality of the CNTs grown at these low temperatures is
important as it determines the electron transport through the tube.
In case of defective CNT shells, additional electron scattering
events occur lowering the conductivity of the tube. Fig. 2 shows
the graphitization of different CNT/CNF grown at 470 C. Within
the same CNT forest, high quality MWCNT (see Fig. 2a), but also
defective MWCNT and bamboo-like tubes are found (see Fig. 2bFig. 1. (a) CNT length as a function of growth time from Ni and Co nanoparticles (partic
diluted with 1000 sccm Ar at 470 C. The experimental data are fitted according to an em
growth temperature for Ni and Co catalysts.
Please cite this article in press as: J. Vanpaemel et al., Microelectron. Eng. (201and c). The ratio between CNT and bamboo-like tubes depends
greatly on gas conditions and shifts in favor of fibers at lower
growth temperature with close to 100% bamboo-like tubes at
400 C.
Apart from the CNT quality, also the total number of conducting
shells will determine the resistance of the CNT bundle. In the case
of ballistic transport, each conducting shell contributes a quantized
amount (i.e. quantum conductivity) to the conductivity of the bun-
dle. Therefore, for a low bundle resistance a high shell density is re-
quired. Typically, about 1013–1014 shells cm2 are needed to
compete with Cu. The quest for high CNT shell densities has been
typically linked to the search for closely packed catalyst particles.
This stems from the fact that in an ideal yield situation, there is a
one-to-one relation between the number of CNTs and the number
of catalyst nanoparticles. A commonly used technique to form cat-
alytic nanoparticles is by breaking up a sputtered thin film upon
thermal anneal [3]. Fig. 3 shows the density of Ni nanoparticles
on a TiN substrate as a function of deposited film thickness. The
particle density increases with decreasing film thickness. The thin-
nest film of 0.7 nm yields a particle density of 7.5  1011 cm2 with
average particle size close to 6 nm. The number of shells is then
estimated to be five, based on the empirical correlation between
MWCNT diameter d (in nm) and the number of CNT shells Nshell
[10]:
Nshell  d 1 ð1Þ
Together with the assumption that all particles yield a MWCNT,
the maximum obtained shell density is estimated to be
4  1012 cm2 in this case. Previously, Yamazaki et al. [11] reported
a similar CNT packing density on TiN around 1  1012 cm2 with an
average diameter around 6 nm. This is still at least one order of
magnitude too low (for CNT with ideal resistance) to compete with
copper vias at the local interconnect level. Particle densities up to
1013 cm2 have been demonstrated in literature, however on oxi-
des rendering them inappropriate for interconnect technologies
[12]. The difficulty to obtain high CNT densities on conductive sub-
strates currently imposes a constraint to the application of CNT as
interconnects.
Yet, not all interconnects require closely-packed CNT bundles.
For example, at the contact level for DRAM and Flash technology,
the contact diameter will decrease below 10 nm while aspect ra-
tios (AR) above 50 are expected for future generations [1]. For
these applications, a shell density of one MWCNT per contact hole
will suffice, as illustrated in Fig. 4. The minimum number of con-
ducting CNT shells to achieve the contact conductivity requirementle density 4  1011 cm2, particle size 7 nm) using 12/84 sccm C2H2/H2 mixture
pirical equation used by Futaba et al. [9]. (b) CNT length after 30 min as a function of
3), http://dx.doi.org/10.1016/j.mee.2013.09.015
Fig. 2. Quality of carbon nanostructures grown from 1 nm Co/TiN at 470 C using 12/84/1000 C2H2/H2/Ar mixture, showing high quality MW CNTs in (a), defective MWCNT
in (b) and bamboo-like structures in (c).
Fig. 3. CNT catalyst particle density of Ni on TiN as a function of film thickness
obtained from SEM analysis. Initial film thickness was determined with RBS. Films
were annealed in a H2 plasma (200/1000 sccm H2/Ar, 1 kW at 470 C).
Fig. 4. Calculations of the required CNT shell density as a function of the contact
diameter for DRAM and Flash contacts. Minimum CNT shell densities obtained for
DRAM and Flash technology using specifications in the ITRS roadmap [1] and Eq.
(2). The density of a MWCNT with the same diameter as the contact hole is also
shown. Below critical diameter (e.g., 13 nm for DRAM), one MWCNT in the contact
hole meets the requirements for the conductivity as set by the ITRS.
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tions [1]. The resistance of the CNT contact RCNT is calculated by
considering both the quantum resistance RQ as well as the phonon
scattering specific resistance qCNT of the CNT [5]:
RCNT ¼ RQ þ qCNT  lDshell  Acontact ¼
6500Xþ 5500X lm1  l
Dshell  Acontact ð2Þ
In Eq. (2), l represents the CNT length (lm), Dshell (cm2) is the
CNT shell density and Acontact the area of the contact hole. More-
over, we assume that each shell in the CNT bundle conducts elec-
trons. The minimum density at which the CNT contact meets the
resistance of the Cu contact decreases when the contact dimen-
sions shrink. This is because the resistivity for Cu increases for con-
fined dimensions [13] and the aspect ratio for the future
generation contacts significantly increases [1]. For comparison,
Fig. 4 also shows the density of CNT shells for one MWCNT with
the same diameter as the contact hole. Dshell is calculated by divid-
ing Nshell (Eq. (1)) by Acontact. The shell density of one MWCNT ex-
ceeds the required shell density once the contact diameter isPlease cite this article in press as: J. Vanpaemel et al., Microelectron. Eng. (201smaller than 13 nm for DRAM, while for Flash this is below 8 nm.
This means that for DRAM contacts, one MWCNT per contact hole
is sufficient for the sub-13 nm contact technology, as suggested
earlier [5,14]. Hence, for this application, one single catalyst parti-
cle for CNT growth at the bottom of the contact hole will do the
trick provided the particle has the same diameter as the contact
opening.
To study CNT growth in small holes with high aspect ratios, var-
ious attempts have been undertaken. A common approach is to use
a high aspect ratio anodized alumina (AAO) template with straight
vertical pores [15–17]. For example, Shin et al. [15] demonstrate
bottom-up CNT growth in a 1 lm high AAO template with 50 nm
pores. Also, Ciambelli et al. [16] show CNT growth in >250 nm
pores in an AAO template of 60 lm high. Even though the template
height in these reports is reasonably high, the diameter of the
pores is still too large to mimic the actual contact hole dimensions
for future generations. Another approach, using e-beam lithogra-3), http://dx.doi.org/10.1016/j.mee.2013.09.015
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tact holes. Indeed, CNT growth in 20 nm holes was demonstrated
in [18], however the AR of the contact holes there was still below
10. Increasing the aspect ratio of the template typically decreases
the yield of the CNT growth [17]. We are currently developing an
AAO test structure with both a high aspect ratio and small diame-
ter holes in order to study the growth of CNTs in these extreme
dimensions.
Besides demonstrating CNT growth in small holes with a high
aspect ratio, it is also important to obtain a low CNT contact hole
resistance. For example, the resistance of the MWCNT in [18]
was much higher than expected when assuming all the walls of
the MWCNT contribute to the conductivity. This stresses the need
to characterize the electrical resistance of the CNT via in order to
optimize the integration processes after CNT growth and to im-
prove the electrical contact between the CNT shells and the top
and bottom layer.
Because a test structure with 10 nm holes with a high aspect ra-
tio is currently not available, we use a vertical integration approach
with CMOS-compatible processes as shown in Fig. 5a. Because
most likely CNT won’t replace Cu all together, a hybrid CNT-Cu test
structure is envisioned. For this, we used a standard Cu single dam-
ascene top contact metallization module that is compatible with
the 130 nm node device platform. As such, all processing and elec-
trical results are obtained on 200 mm full wafer level.
From an integration viewpoint, the main challenges are (1) to
obtain an excellent CNT to metal contact, and (2) to preserve the
CNT quality during the integration process after CNT growth. One
way to improve the contact between the metals and the CNT shells
is by removing the top cap of the tubes by CMP, as was shown by
Yokoyama et al. [19]. In this way, the inner shells of the tube are
free to be contacted to the top metal and, ideally, participate in
the current conduction. Another way to reduce the via resistance
is to use a chemical clean between CMP and the top metallization
process [20]. However, the contact between the CNT shells and the
metals isn’t the only contribution to the via resistance. Length-
dependent resistance measurements have shown that the specific
resistance of the CNT bundle itself is not optimal [21]. Therefore,
it is also important to make sure the integration processes preserve
the CNT bundle quality. Before the CMP process, the CNT areFig. 5. (a) Schematic of the CNT integration process. SEM images of integration splits (b)
(ii) or (iii) and (c) corresponding cross-section images (cleaved) of the single contac
Differences in the via height between top and bottom metal (i.e., CNT contact length) re
Please cite this article in press as: J. Vanpaemel et al., Microelectron. Eng. (201embedded in an oxide to prevent them from snapping during the
CMP process [6,22]. Because the embedding oxide is the first layer
in direct contact with the CNT, it is of major importance that this
step doesn’t damage the CNT. Although oxides might not be the
ideal material of choice here, it ensures that only the CNT resis-
tance is measured. It also prevents the top contact metal from dif-
fusing through the contact, which would electrically shorten the
via and falsify the CNT resistance characterization.
Three different oxide encapsulations are tested and compared
electrically: (i) no ALD (ii) low-temperature ALD of 15 nm Al2O3
at 150 C and (iii) ALD of 30 nm Al2O3 at 300 C. After this step,
all the wafers received an additional 60 nm SiO2 encapsulation.
Fig. 5b gives the top-down SEM images of the contact holes after
ALD deposition. The image of process (i) in Fig. 5b shows that the
150 nm contact holes are not fully filled with CNT. In contrast,
the images with Al2O3 show a conformal encapsulation of the
CNT resulting in less voids. After this, SiO2 is deposited and all wa-
fers received identical processing. Fig. 5c shows the cross section of
the vias after top metallization (step 6 in Fig. 5a). It shows that SiO2
deposition alone (process (i)) is not sufficient for filling the voids.
The cross-section images also reveal a lower CNT contact height
for process (i) (see Fig. 5c, left). Although all wafers had the same
CMP planarization time, we attribute the shorter contact height
to the higher CMP removal rate of pure SiO2 compared to an
Al2O3 coated CNT bundle.
The electrical performance of the 150 nm CNT contacts is mea-
sured by 4-point probing of single contacts across the 200 mmwa-
fer [6]. Fig. 6a shows the yield plot of the via resistance as
determined per wafer. The median Rsingle is the lowest for the
low-temperature ALD process (i.e., Rsingle of 4.9 kX for AR = 2.4
similarly as in [6]) and slightly increases for the ALD at 300 C
(6.3 kX). In the absence of the ALD encapsulation step, the resis-
tance increases significantly (51 kX for AR = 1.3) even though the
CNT contact length is much lower (see Fig. 5c) and hence, a lower
Rsingle value would be expected. Moreover, Fig. 6a also shows that
the uniformity across the wafer is worse when the Al2O3 encapsu-
lation step is omitted. In combination with the median Rsingle val-
ues, we show with electrical data that the ALD encapsulation is a
method to preserve the CNT quality during process steps after
CNT growth. To put the electrical results in a broader perspective,top-down during step 4 with an oxide fill using 3 different ALD filling processes (i),
ts showing the 150 nm contact holes after TaN/Ta/Cu top metallization (step 6).
sults in different aspect ratios with AR = 1.3 for (i) and AR = 2.4 for (ii) and (iii).
3), http://dx.doi.org/10.1016/j.mee.2013.09.015
Fig. 6. (a) Yield plot of the single contact hole resistance Rsingle of the 150 nm contact (24 dies, total 96 contacts) with CNTs encapsulated using 3 different processes (see
Fig. 5b and c) with the lowest median Rsingle for the low-temperature Al2O3 encapsulation process (ii) which has AR of 2.4. (b) Benchmark of the CNT contacts using Rsingle
scaling as a function of the contact size for process (ii) with the 15 nm Al2O3 encapsulation (red circles) and compared to the calculated Rsingle using AR of 2.4 (interrupted
lines) for experimental and the ideal CNT density and Cu trenches [13] translated to values for AR 2.4. (For interpretation of the references to colour in this figure legend, the
reader is referred to the web version of this article.)
J. Vanpaemel et al. /Microelectronic Engineering xxx (2013) xxx–xxx 5the experimental Rsingle values are shown in Fig. 6b as a function of
the contact diameter (red circles). The experimental data were ob-
tained by using the best oxide encapsulation process, i.e. 15 nm
Al2O3 at 150 C. For comparison, Rsingle is calculated by taking into
account a contact resistance RC of 10% of RCNT in accordance with
the ITRS assumptions [1], using Rsingle = RCNT + 0.1  RCNT. The num-
ber of MWCNT inside the contact hole was estimated to be 30 by
using scanning spreading resistance microscopy [23]. In combina-
tion with the average wall number of 10, measured with TEM, a
CNT shell density is estimated to be 2  1012 cm2. However, to
estimate a more realistic number density of CNT shells that partic-
ipate in the current conduction, we use a similar assumption as in
[21] and only consider one conducting shell per CNT. This yields a
CNT shell density Dshell of 2  1011 cm2 in a 150 nm contact hole.
The calculated Rsingle is shown in Fig. 6b both for ideal
(1  1013 cm2, dotted) and realistic (2  1011 cm2, dashed) CNT
shell densities. The benchmarking in Fig. 6b illustrates that the
measured Rsingle values are one order of magnitude higher than
the case with the realistic shell density. Compared with the ideal
theoretical CNT density, the measured Rsingle values are still three
orders of magnitude higher. However, taking the reduced contact
area into account, the Rsingle values have improved significantly
when comparing this work with earlier work on 300 nm diameter
CNT contacts processed at coupon level [21]. The discrepancy be-
tween theory and experiment is likely due to a combination of
non-optimal CNT quality, as a result of the low temperature
growth and the subsequent integration processes, as well as the
electrical contact resistance between the CNT and the metal.
4. Conclusions
We have discussed the challenges CNT are currently facing on
their path to be integrated as interconnects. At low growth temper-
atures, it was shown that the CNT length is limited and a distribu-
tion of MWCNTs and more defective tubes was found in forests
grown below 500 C. The obtained catalyst particle densities were
film thickness dependent and were close to 1012 cm2 on TiN, The
ideal CNT density yielding from these particles is still at least one
order of magnitude too low to compete with Cu vias at local inter-
connect level. For high aspect ratio DRAM and Flash contacts, onePlease cite this article in press as: J. Vanpaemel et al., Microelectron. Eng. (201MWCNT per contact hole already meets the resistance require-
ments set by the ITRS. Hence, only one catalyst particle at the bot-
tom of each contact hole is required for these applications.
However, bottom-up CNT growth in small holes with a high as-
pect-ratio still needs to be demonstrated. We further discussed
the challenges for CNT integration. Adding Al2O3 before the SiO2
deposition not only lowered the median Rsingle, but also improved
the yield of conducting vias on the 200 mmwafer. The resistance of
the CNT via is still higher than expected from theory, indicating
there is still room for improvement for both the contact resistance
and the CNT quality.Acknowledgement
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